MTU Cork Library Catalogue

Syndetics cover image
Image from Syndetics

Computer architecture and design / A.J. van de Goor.

By: Goor, A. J. van de.
Material type: materialTypeLabelBookSeries: Electronic systems engineering series.Publisher: Wokingham, England ; Reading, Mass. : Addison-Wesley, c1989Description: xviii, 633 p. : ill ; 24 cm. + hbk.ISBN: 0201182416.Subject(s): Computer architecture | MicroprocessorsDDC classification: 004.22
Contents:
Part One: Introductory -- Introduction -- Machine levels -- Part Two: The Compiler Interface -- Data representation -- Machine languages -- Addressing -- Operations on Data -- Program flow control -- High-level program structures -- Part Three: The operating system interface -- Operating systems -- Memory management -- Input/output -- Exception Handling -- Part Four: The Hardware Interface -- Bus systems -- Part Five: Acceleration -- Acceleration Mechanisms -- Reduced Instruction Set Computers -- Multiprocessor systems -- Part Six: Trends -- Architectural Trends.
Holdings
Item type Current library Call number Copy number Status Date due Barcode Item holds
General Lending MTU Bishopstown Library Lending 004.22 (Browse shelf(Opens below)) 1 Available 00126706
General Lending MTU Bishopstown Library Store Item 004.22 (Browse shelf(Opens below)) 1 Available 00069945
Total holds: 0

Enhanced descriptions from Syndetics:

The aim of this text is to provide a foundation for understanding, evaluating and comparing the design principles incorporated in state-of-the-art microprocessors and minicomputers.

Includes bibliographical references and index.

Part One: Introductory -- Introduction -- Machine levels -- Part Two: The Compiler Interface -- Data representation -- Machine languages -- Addressing -- Operations on Data -- Program flow control -- High-level program structures -- Part Three: The operating system interface -- Operating systems -- Memory management -- Input/output -- Exception Handling -- Part Four: The Hardware Interface -- Bus systems -- Part Five: Acceleration -- Acceleration Mechanisms -- Reduced Instruction Set Computers -- Multiprocessor systems -- Part Six: Trends -- Architectural Trends.

Powered by Koha